Counter can result in faster and accurate computation of data due to their parallel processing, learning and adaptability to various environments. In this paper, a novel 4-Bit Negative Edge Triggered Binary Synchronous Up/Down Counter using Artificial Neural Networks trained with hybrid algorithms is proposed. The Counter was built solely using logic gates and flip flops, and then they are trained using different evolutionary algorithms, with a multi objective fitness function using the back propagation learning. Thus, the device is less prone to error with a very fast convergence rate. The simulation results of proposed hybrid algorithms are compared in terms of network weights, bit-value, percentage error and variance with respect to theoretical outputs which show that the proposed counter has values close to the theoretical outputs.
I. INTRODUCTION
Artificial Neural Networks and evolutionary algorithm techniques have been used in finding optimum solutions for many engineering applications ranging from wireless communication [1] , pattern recognition to medical applications [2, [31] [32] . Efforts have been made to improve performance of Logic Circuits in applications of Satellite Communication, medical applications and radiation prone environment [3] [4] [5] , where the devices are exposed to a huge amount of noise and distortion with a very low signal power but we still require precise and accurate signals with fast output. So in order to address these issues, we have used Neural Network as the basic building block for the design of Synchronous Counter. Neural Networks find applications in critical and sensitive environments [6] . The advantage of using Neural Network is that they learn by example and also can adapt to various environments [7] [8] [9] , because of the availability of robust training algorithms, their precision, accuracy can be controlled and data processing by the Neural Network can result in faster output due to their parallel processing nature which can be used in the design of highly reliable and fast logic circuits.
Many applications of Neural Networks have been proposed in Digital Circuits. A Neural Network has been used for Digital Signal Processing in [10] and they are also used in their fault diagnosis [11] [12] . Cantonese Speech Recognition was done using Neural Network logic gate Circuit (AND, OR, NOT) which was trained using Genetic Algorithm [13] . Hopfield neural networks were used for the design of AND Circuit, the full adder, D-Latch with 4-Bit Shift Register and 4-Bit Asynchronous counter [14] . A Binary Logical Neural Network was constructed [15] in which activation function of each neuron was a combinational logic gate. Fault and radiation analysis, which involves creating a replica of original digital circuit using Neural Network, is done in [16] . A Bi-stable Memory Device and Binary Counters were created using Spiking Neural Networks in [17] .
Genetic algorithm is metaheuristic algorithm based on natural selection of human beings. Particle Swarm Optimization is inspired by the movement of organisms in a bird flock [18] . Artificial Bee Colony algorithm is a swarm intelligence algorithm [19] based on the intelligent foraging behavior of honey bees. Back Propagation Algorithm [20] is applied to multilayer feed-forward Neural Net with continuous Activation Function [21] . Since, Binary Sigmoid Function [22] is used for binary input for computation of output, so back-propagation algorithm is well suited for our application. Even though evolutionary algorithms can be used to find a global optimized solution but these algorithms are unable to find a local optimized solution because of the creation of a large solution space in training neural network weights [23] and their subsequent evaluation process while back propagation algorithm is often stuck at a local best solution.
Hybrid algorithms have gained insight in giving better solutions for many engineering applications. strategy has been applied to design of Automated Analog Circuit [24] , a hybrid PSO for Medical Image Registration [25] and hybrid ABC algorithm with a LM algorithm for training Neural Networks in [26] . Also, Genetic algorithm has been used to design reconfigurable hardware in [6, 27] using ANN which adapts its hardware according to the environment. A hybrid variant of particle Swarm Optimization and Back Propagation Algorithm which involves PSO searching a globally optimal solution and after that, BP is searching for a locally optimal solution has been applied in [23] for training feed forward ANN in application of Iris recognition, function approximation and three bits parity problem. But some of the hybrid algorithms also have some limitations. A hybrid algorithm which involves GA finding optimized weights after learning from Back Propagation Algorithm is presented in [28] , but suffers from the problem that BP first finds a locally optimal solution and GA optimization after that may not be the best solution as solution space is restricted to a small range of values. A hybrid version of the algorithm combined with BP has been implemented [29] [30] for feed forward neural Network Training but the variant of ABC-BP in [29] is computationally expensive as we have to apply the BP algorithm on every habitat generated by Artificial Bee Colony Algorithm.
In order to address these issues, we have employed the model similar to the one used in [23] in which instead of initializing the weights randomly as in case of the Back Propagation algorithm, first a globally optimal solution is found using Genetic, Particle Swarm Optimization, Artificial Bee Colony Algorithms and then a local search is performed on best solution obtained from these using the back propagation algorithm. The algorithm ensures a faster convergence rate and a better optimal solution.
The aim of the paper is to apply hybrid training algorithms; Genetic, particle swarm optimization and artificial bee colony with back propagation learning for training the feed forward networks used in the implementation of 4-Bit Binary Synchronous Neural Network counter considering a multi objective fitness function. The hybrid algorithms can result in a faster convergence rate and a better optimal solution. Also, using the neural networks in designing digital circuit design can give accurate outputs because of availability of robust training algorithms, adaptability to various environments, can change circuit connections even after deployment and their parallel processing nature can result in faster computations of data. Simulation results show that the hybrid algorithms perform better than BP learning algorithm in terms of fitness function value, mean variance, mean percentage error, output bit value at level '0' and level '1'. Also the using the neural network, the counter has output values close to ideal values.
The remainder of the paper is organized as follows. Section II briefly describes the Proposed Design, Section III the proposed algorithms and Section IV presents the hybrid algorithms used in training the neural network. Section V shows the simulation results of the proposed counter, its applications in design of the decade and pulse counter and finally, Section VI shows the conclusion.
II. PROPOSED DESIGN
In this section, a brief illustration of the digital design used in the Counter is presented. At each step of computing the output of the neuron, binary sigmoid function [22] was utilized given by the formula:-
A. NAND GATE (Lower Level)
All the Combinational logic Gates and flip-flops were implemented using NAND Gate. Fig-1 shows the design of the simulated NAND gate and Table-1 shows the truth  table. The interconnection weights are decided according to the error tolerance of a specific application. 
B. Negative Edge Triggered D-Flip Flop Model (MidLevel)
A Negative Edge triggered D-Flip Flop was simulated using the master-slave flip flop configuration and the design changes its state at the negative edge of the clock. Since neurons can fire asynchronously, so even if some of them delay their output, then also Master Slave Flip Flop can respond if the time period of clock is more than the delay. Table-2 
C. Binary Synchronous Counter (Top-Level)
Top-Down Design Methodology was used for implementing the required Counter Starting from the Logic Gates with subsequent upper levels of abstraction. 
Where "
 " indicates an AND operation, "  "
indicates an Exclusive-OR operation and "~" indicates a NOT Operation. Boolean Equation inputs of D-Flip Flop for Down Counter are shown below:-
Where "  " indicates an OR operation, " " indicates an Exclusive-NOR operation A brief overview of the hybrid algorithms which are used in the training are presented in this section. Since, NAND Gate has been employed as the basic building block so; hybrid algorithms are applied for adjusting the weights of the NAND gate.
A multi-objective fitness function was used in each algorithm which takes into account the following quantities:-
1) The error term between the expected output and the theoretical output 2) The magnitude of the weights, as large values of the weights will result in the expensive connections for interconnection in a neural net 3) A constant term is added so that any particular term doesn't contribute more to the fitness function if the value of the denominator is very less.
The fitness function used in hybrid algorithm is given below:-
K1, K2, K3=Parameters decided according to application T (j) =Theoretical Output, Y (j) =Experimental output Weights =Weights of NAND gates
A. Hybrid Genetic-BP Algorithm
Genetic algorithm finds a globally optimal solution and BP algorithm further improves the solution using its local search. In this algorithm, an initial population with random weights is created, each individual representing a complete solution. A Fitness value for each habitat is calculated based on equation 10; the individual with greatest fitness value is stored. Using available population, subsequent better population is created using "Uniform Crossover Migration" and "Interchanging mutation". In Uniform crossover, a random vector is created with an entry of 0's and 1's. The Value from the 1 st vector weight is taken when an entry in random vector is "1" while entry from 2 nd vector weight is taken if entry in random vector is "0". Fig.5a shows an example of uniform crossover. Fig.5b shows the detailed algorithm used in our design.
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B. Hybrid Particle Swarm Optimization-BP Algorithm
A hybrid variant of particle swarm optimization with BP is used to find the optimal weights for Neural Network. In this algorithm, an initial population of particles is created with each particle representing the solution of given problem. Then, a velocity of each particle is set in the range of maximum and minimum value of weights. Parameters for equation 11 and 12 are set. The fitness value of each particle is calculated based on equation 10. The algorithm is iterated for a number of rounds where each particle is improved based on its local best and global best solution of equation 11, 12 and 13. 
C. Hybrid Artificial Bee Colony-BP Algorithm
ABC is combined with Back propagation in [5] and [22] for feed forward neural network training. An initial population of bees is created. The Fitness value of each bee is calculated using equation 10 and bee with best fitness is stored. The Algorithm is iterated for a few rounds and each bee is changed using equation 14. After the maximum rounds are reached, individual with greatest fitness is passed to the BP algorithm. Fig.7 shows the detailed view of the algorithm used in our design Algorithm. 
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D. Back Propagation Algorithm
Evolutionary algorithms make sure that the solution has a very fast convergence rate after they are passed to the BP algorithm. Weights w11, w12, w21 and bias b1, b2 are adjusted for a few iterations with a variable learning rate given by equation 15 . Fig 8a shows 1/ ( ) Kr   (15) K=Parameter whose value is fixed based on application R=No of rounds completed 
IV. SIMULATION RESULTS
The proposed Neural Network Counter was simulated in MATLAB IDE, running on a Windows PC with Intel Core i5 processor at 3.10 GHz.
Extensive experiments were conducted with each of the proposed algorithms. An initial population of 30 individuals was created and maximum iterations were set to 10 rounds for further improvement to verify their performance. A total of 25 trials were taken and the best case weights which gave the maximum fitness value based on equation 10 were taken as the final weights for further improvement using the BP algorithm. A Comparison was done in terms of the fitness value, final weights of solution of each algorithm, the analog output voltage, percentage error & variance with respect to theoretical values, magnitude of weights and bit-value corresponding to level '0' and level '1'. Table-3 shows the fitness values of each hybrid algorithm calculated using equation 10. The performance of the hybrid algorithms is compared with the ideal value which shows GA-BP performs better than other algorithms followed by PSO-BP, ABC-BP and BP. Table-4 and Figure-9 show the Analog output voltage with each algorithm. Each of the proposed algorithms has very close values to the theoretical output values of ideal counter. Fig 10a, 10b, 10c and 10d shows the percentage error, variance, bit value of logic '0' and bit value of logic '1' corresponding to BP, GA-BP, PSO-BP and ABC-BP. Table-5 shows the percentage error of counter with respect to theoretical values. GA-BP and PSO-BP outperform BP and ABC-BP with respect to mean percentage error and a very less variance. GA-BP gives slightly better performance than PSO-BP. The Counter was simulated for a total of 100 rounds with a clock as input signal. Figure 11a 
A) Timing Analysis
In this subsection, Timing analysis of each component is performed in MATLAB IDE. Timing Analysis of each component was performed with respect to NAND gate which was assumed to have a Unit delay. Table 6 shows the delay of each of the components. 
B) Application Simulation
The proposed Neural Network Synchronous Counter was used in the design of:-
I) Decade Counter
Decade Counter is used in many applications in Embedded Systems and Digital Electronics especially for the design of the hardware timing circuits. Also, they are used as frequency divider where they provide a clock to microprocessors. The Diagram of the proposed Decade Counter is shown in Figure.12a and Figure. Figure 12c where 'Q3' is MSB and 'Q0' is the LSB. 
II) 8-Bit Pulse Counter
Pulse Counter is used in timing circuits of embedded systems where they are mostly used to trigger interrupts. 8-bit pulse counter was implemented using a cascade of two 4-bit synchronous counters. An overflow flag 'z' is also set when the number of pulses reaches the maximum count.
Diagram of the Pulse Counter has been shown in fig.13a . As we can see from the Fig.13a , the output Q3 of first stage serves as the clock input to the next stage.
The simulation results of the pulse counter are shown in figure 13b, 13c and 13d .There are some glitches in the output of 'z' ( fig.13b ) which are present because of nonideal characteristics of neural network logic gates. Figure   Component Delay figure 13d shows the LSB's from Q3 to Q0. 
